串行数字网络
摘要：本文提供了可以挂接两个或更多数字器件进行通信的串行接口的关键特性。设计工程师可以利用本文给出的表格对各种接口进行比较，根据具体的应用条件，如：信号线数、网络尺寸、速度、距离、抗干扰能力、故障容限和可靠性等，选择适当的接口标准。
dallas semiconductor提供1-wire®串口协议，用于构建低成本、连线最少的方案。这种廉价的主/从结构可以利用其数字通信线提供从器件的电源。利用软件，通过微控制器单元(mcu)的一个i/o引脚即可构成1-wire主机。我们还提供i²c、uart (rs-232)或usb至1-wire的桥接电路，在远距离负载的应用中实现1-wire通信协议，并对1-wire波形进行优化。
1-wire i²c smbus™ spi™ microwire/plus™ m-bus (en1434) can (iso11898) lin bus
network concept single master, multiple slaves multiple masters, multiple slaves multiple masters, multiple slaves single master, multiple slaves single master, multiple slaves single master, multiple slaves multiple masters, multiple slaves single master, multiple slaves
number of signal lines 1 (io) 2, (scl, sda) 2, (smbclk, smbdat) 4, (active-low cs, si, so, sck) 4, (active-low cs, di, do, sk) 2 (lines can be swapped) 2 (can_h, can_l, terminated) 1 (lin)
optional signals n/a n/a smbsus#, smbalert# n/a n/a n/a 2nd gnd, power, shield n/a
network size up to 300 m (with suitable master circuit) limited by max. 400pf bus capacitance requirement limited by max. 400pf bus capacitance requirement n/a (circuit board level) n/a (circuit board level) max. 350m per segment of max. 250 slaves; max. 180nf 40m @1m bps1000m @ 50k bps (example) up to 40m, max. 10nf total load
network interface open drain, resistive or active master pull-up open drain, resistive or active master pull-up open drain, resistive or active master pull-up push-pull with tristate push-pull with tristate m to s: voltage drive
s to m: current load differential open drain/source or open coll./emitter open drain, resistive master pull-up
network voltage from 2.8 to 6.0 v, device specific from 1.8 to 5.5v, device specific 2.7v to 5.5v from 1.8v to 5.5v, device specific from 1.8v to 5.5v, device specific ~40v vdd-vd (diode drop); ~4.5v max. 8 to 18v
logic thresholds vary with network voltage fixed level: >1.5v, >3.0 v vdd-related level: 70% of vdd 2.1v vdd-related level: 70% of vdd (inconsistent) fixed level: 2.0v; vdd-related level: 70% (80%) of vdd (inconsistent) master to slave: 24v, 36v nominalslave to master: 11ma differential: 1.5v (dominant); driver specification vdd-related level: 80% of vdd (driver spec.)60% of vdd (receiver spec.)
transmission ls bit first, half-duplex ms bit first plus acknowledge bit, half-duplex ms bit first plus acknowledge bit, half-duplex ms bit first, full-duplex ms bit first, full-duplex ls bit first, half-duplex, acknowledge response ms bit first, half-duplex ls bit first, half-duplex
address format 56 bits 7 bits, (10 bits defined but not implemented) 7 bits, (10 bits defined but not implemented) n/a n/a 8 bits (primary address), 64 bits (secondary address) message identifier 11 bits (standard format), 29 bits (extended format) message identifier 8 bits, including 2 parity bits
network inventory automatic, supports dynamic topology change n/a; slave addresses hard-coded in firmware arp, address resolution protocol (rev. 2.0 only) n/a; slave select (active-low cs) hard-coded in firmware n/a; slave select (active-low cs) hard-coded in firmware automatic n/a; message-based protocol, not address based n/a; message-based protocol, not address based
gross data rate standard: ~0 to 16.3k bps overdrive: ~0 to 142k bps) standard: ~0 to 100k bps; fast: ~0 to 400k bps; high-speed: ~0 to 3.4m bps 10k to 100k bps ~0 to ~10 m bps (device specific) ~0 to ~5 m bps (device specific) 300, 2400, 9600 bps ~0 to 1m bps ~1k to ~20k bps
access time standard: ~ 5.4ms overdrive: ~0.6ms (at maximum speed) standard: ~95µsfast: ~23µs(at maximum speed) ~95µs @ 100k bps n/a n/a primary address, 2400 bps: 13.75ms (short frame), 27.5ms (long frame) at 1m bps 19µs (standard) or 39µs (extended) from start of frame to 1st data bit at 20k bps 1.7ms from start of frame to 1st data bit
data protection 8-bit and 16-bit crc n/a pec packet error code (rev.1.1, 2.0) n/a n/a even parity, check sum, frames 15-bit crc, frames, frame acknowledge check sum, frames
collision detection yes, through non-matching crc yes (multi-master operation only) yes (rev. 2.0 only) n/a n/a yes (medium and strong collisions) yes: csma/cd yes, through check sum
slave supply parasitic (typical), vdd (exception) vdd only vdd only vdd only vdd only parasitic and/or local supply vdd only, local or remote source parasitic only
苹果春季发布会2022发布什么
CPG2717大电流功率电感拥有极好的电流特性
隧道人员UWB精确定位系统简介
无线电池充电器设计太繁琐?试试感性耦合的解决方案
555电路构成的多谐振荡器是什么工作原理？
串行数字网络
触摸器的结构原理_触摸器的选用准则
iPhone8什么时候上市？iPhone8最新消息：iPhone8为何如此受期待，看完这7个热点传闻就清楚了
阿尔法狗刚赢了围棋战争，这次AI竟然还要做先知
iPhone8发布!嫌弃Phone X太贵的宝宝们！红色iPhone7已下架卖肾也买不到了！iPad售价也已上调！
WX-100，便捷安装，让微纳测量触手可及
3W单声道D类单芯片音频放大器
半导体老化原因之芯片为何会变慢
各种进制相互转换
新面孔！十余家展商首度亮相华东磁性元件峰会
可抽查健康状况的IC卡终端机设计
功率转换系统中无源元件中的损耗成了关键要素
想买新能源汽车，可你真的了解锂电池吗？
传三星明年推三折式平板电脑和透明屏幕手机
华为开启5.5G新征程 预计明年推出5.5G全套网络设备
dallas semiconductor提供1-wire®串口协议，用于构建低成本、连线最少的方案。这种廉价的主/从结构可以利用其数字通信线提供从器件的电源。利用软件，通过微控制器单元(mcu)的一个i/o引脚即可构成1-wire主机。我们还提供i²c、uart (rs-232)或usb至1-wire的桥接电路，在远距离负载的应用中实现1-wire通信协议，并对1-wire波形进行优化。
1-wire i²c smbus™ spi™ microwire/plus™ m-bus (en1434) can (iso11898) lin bus
network concept single master, multiple slaves multiple masters, multiple slaves multiple masters, multiple slaves single master, multiple slaves single master, multiple slaves single master, multiple slaves multiple masters, multiple slaves single master, multiple slaves
number of signal lines 1 (io) 2, (scl, sda) 2, (smbclk, smbdat) 4, (active-low cs, si, so, sck) 4, (active-low cs, di, do, sk) 2 (lines can be swapped) 2 (can_h, can_l, terminated) 1 (lin)
optional signals n/a n/a smbsus#, smbalert# n/a n/a n/a 2nd gnd, power, shield n/a
network size up to 300 m (with suitable master circuit) limited by max. 400pf bus capacitance requirement limited by max. 400pf bus capacitance requirement n/a (circuit board level) n/a (circuit board level) max. 350m per segment of max. 250 slaves; max. 180nf 40m @1m bps1000m @ 50k bps (example) up to 40m, max. 10nf total load
network interface open drain, resistive or active master pull-up open drain, resistive or active master pull-up open drain, resistive or active master pull-up push-pull with tristate push-pull with tristate m to s: voltage drive
s to m: current load differential open drain/source or open coll./emitter open drain, resistive master pull-up
network voltage from 2.8 to 6.0 v, device specific from 1.8 to 5.5v, device specific 2.7v to 5.5v from 1.8v to 5.5v, device specific from 1.8v to 5.5v, device specific ~40v vdd-vd (diode drop); ~4.5v max. 8 to 18v
logic thresholds vary with network voltage fixed level: >1.5v, >3.0 v vdd-related level: 70% of vdd 2.1v vdd-related level: 70% of vdd (inconsistent) fixed level: 2.0v; vdd-related level: 70% (80%) of vdd (inconsistent) master to slave: 24v, 36v nominalslave to master: 11ma differential: 1.5v (dominant); driver specification vdd-related level: 80% of vdd (driver spec.)60% of vdd (receiver spec.)
transmission ls bit first, half-duplex ms bit first plus acknowledge bit, half-duplex ms bit first plus acknowledge bit, half-duplex ms bit first, full-duplex ms bit first, full-duplex ls bit first, half-duplex, acknowledge response ms bit first, half-duplex ls bit first, half-duplex
address format 56 bits 7 bits, (10 bits defined but not implemented) 7 bits, (10 bits defined but not implemented) n/a n/a 8 bits (primary address), 64 bits (secondary address) message identifier 11 bits (standard format), 29 bits (extended format) message identifier 8 bits, including 2 parity bits
network inventory automatic, supports dynamic topology change n/a; slave addresses hard-coded in firmware arp, address resolution protocol (rev. 2.0 only) n/a; slave select (active-low cs) hard-coded in firmware n/a; slave select (active-low cs) hard-coded in firmware automatic n/a; message-based protocol, not address based n/a; message-based protocol, not address based
gross data rate standard: ~0 to 16.3k bps overdrive: ~0 to 142k bps) standard: ~0 to 100k bps; fast: ~0 to 400k bps; high-speed: ~0 to 3.4m bps 10k to 100k bps ~0 to ~10 m bps (device specific) ~0 to ~5 m bps (device specific) 300, 2400, 9600 bps ~0 to 1m bps ~1k to ~20k bps
access time standard: ~ 5.4ms overdrive: ~0.6ms (at maximum speed) standard: ~95µsfast: ~23µs(at maximum speed) ~95µs @ 100k bps n/a n/a primary address, 2400 bps: 13.75ms (short frame), 27.5ms (long frame) at 1m bps 19µs (standard) or 39µs (extended) from start of frame to 1st data bit at 20k bps 1.7ms from start of frame to 1st data bit
data protection 8-bit and 16-bit crc n/a pec packet error code (rev.1.1, 2.0) n/a n/a even parity, check sum, frames 15-bit crc, frames, frame acknowledge check sum, frames
collision detection yes, through non-matching crc yes (multi-master operation only) yes (rev. 2.0 only) n/a n/a yes (medium and strong collisions) yes: csma/cd yes, through check sum
slave supply parasitic (typical), vdd (exception) vdd only vdd only vdd only vdd only parasitic and/or local supply vdd only, local or remote source parasitic only
苹果春季发布会2022发布什么
CPG2717大电流功率电感拥有极好的电流特性
隧道人员UWB精确定位系统简介
无线电池充电器设计太繁琐?试试感性耦合的解决方案
555电路构成的多谐振荡器是什么工作原理？
串行数字网络
触摸器的结构原理_触摸器的选用准则
iPhone8什么时候上市？iPhone8最新消息：iPhone8为何如此受期待，看完这7个热点传闻就清楚了
阿尔法狗刚赢了围棋战争，这次AI竟然还要做先知
iPhone8发布!嫌弃Phone X太贵的宝宝们！红色iPhone7已下架卖肾也买不到了！iPad售价也已上调！
WX-100，便捷安装，让微纳测量触手可及
3W单声道D类单芯片音频放大器
半导体老化原因之芯片为何会变慢
各种进制相互转换
新面孔！十余家展商首度亮相华东磁性元件峰会
可抽查健康状况的IC卡终端机设计
功率转换系统中无源元件中的损耗成了关键要素
想买新能源汽车，可你真的了解锂电池吗？
传三星明年推三折式平板电脑和透明屏幕手机
华为开启5.5G新征程 预计明年推出5.5G全套网络设备