MOSFET Pass Element Yields 100

in terms of low ron, the best pass transistor for a low-dropout, positive-voltage regulator is an n-channel mosfet. all such commercially available regulators, however, use bipolar pnp pass transistors. the pnp transistor can saturate completely in these applications because the base voltage is lower than the output voltage, producing a collector-emitter voltage of less than 0.4v. for comparison, the corresponding drop across an npn pass transistor is greater than vbe(sat) (1.2v minimum) because regulator circuits generally provide no base-drive voltage higher than the input (vcc).
n-channel mosfets provide the lowest vdrop = iout × ron, but the required vgs drive varies with output current and ranges 3 to 4 volts above the output voltage. in figure 1, the circuit provides this drive voltage by employing a voltage converter chip (ic1) that uses charge-pump techniques to boost a 5v input to 10v. the 10v output then drives a positive-voltage regulator (ic2), which in turn drives the n-channel, logic-level mosfet q1. the gate drive available to q1 remains high (10v) because the low supply current into ic2 (10µa) produces a small ir drop through ic1 (approximately 1.5mv), which enables ic1's output to remain nearly twice the value of vcc.
during the operation at 500ma, the dropout voltage—the minimum value of vcc - vout that sustains regulation—is only 100mv. the quiescent current is only 1ma, thanks to the cmos technology of ic1 and ic2. resistor r3 prevents the mosfet gate from floating when the regulator is off, and the feedback resistors r1 and r2 set the regulator's output voltage vout:
ic2 also incorporates a low-battery detector whose output (lob) goes low when the detector's input voltage (connected lbi) goes below 1.3v. as shown, the circuit detects vcc overvoltage. lbo remains low for normal-range vcc levels and goes high when vcc exceeds it's upper limit (6.3v in this case). ic2 shuts down when lbo pulls the shdn input high, thereby preventing excessive dissipation in the pass transistor by removing it's gate drive. r7 protects ic1 by restricting it's current flow.
you can also use the detector to sense complete saturation in q1 (the condition in which vcc is less than vout plus 100mv). connect shdn to ground. (or, you can turn the output off and on by driving shdn with a cmos gate.) set the r5–r6 divider to produce 1.3v when vcc = vout + 100mv, and then monitor lbo for the low (fault) condition.

数字温度传感器系统中每种串行总线的优缺点介绍
3D打印正在推动着航模制造的工艺革新和生产效率的提升
信步科技SV1-H312A嵌入式主板介绍
光传感器/检测器,光传感器/检测器是什么意思
Moortec推出基于台积电N5工艺技术的DTS,可最大限度地提高硅性能
MOSFET Pass Element Yields 100
GRMOPC系列组态软件远程方案
ARM处理器架构和天梯图解析
紫光和联芸科技联手,推出了首款自主化国产SSD产品
无线物联网电能表的功能
电源开关电路的设计方案
快讯:苹果将投1300亿研发造车
3名职业玩家与英特尔随机访客的对抗
PCB设计阻抗不连续的解决办法
FPGA复位电路的实现——以cycloneIII系列芯片为例
TP双频路由器2.4G/5G怎么设置_步骤教程
就地程控站控制柜与斗轮机之间无线通讯
思科被罚129亿元
贸泽电子开售各种面向电源转换应用的英飞凌通用MOSFET
与强者并肩 NETINT云转码携手IBM Cloud跑步进入5G时代