abstract: this application note describes how to use the extended ram that is available in some multiplexed-bus real-time clocks (rtcs).
general overviewthe ds1685/87 and ds17x85/87 include an additional block of extended user ram. the memory capacity of each device varies as follows; the ds1685/87 provides 1,024 bits organized in a 128 x 8 block, and the ds17x85/87 provides 16,384, 32,768 or 65,536, bits organized in 2kbits x 8, 4kbits x 8, or 8kbits x 8, blocks respectively.
register partitioningfigure 1 illustrates how the register blocks have been partitioned into two separate banks, bank 0 and bank 1. a bank select bit, dv0 located in control register 0ah (bit 4), is used to select which register bank to make accessible. when dv0 is written to a logic 0, bank 0 is selected and an additional 64 bytes of user ram can be accessed. however, when dv0 is written to a logic 1, bank 1 is selected and the additional features, including the extended user ram, can be accessed. the real time clock (rtc), control registers, and 50 bytes of user ram are accessible from either bank, independent of the dv0 bit.
figure 1. register block partition.
software communication portsthe extended user ram communication ports reside in the bank 1 register block. the extended user ram address ports are located in registers 50h and 51h, while the extended user ram data port is located in register 53h. register 50h contains the lsb address and register 51h contains the msb address. the ds1685/87 requires only 7 bits to address the extended ram and therefore does not require the msb address register 51h. these three bank 1 registers provide the software interface necessary to access the extended user ram. the steps involved to read from and write to the extended ram are listed below:
write the dv0 bit to a logic 1
write the lsb address to register 50h
write the msb address (if required) to register 51h
read from or write to the data register, 53h an automatic address increment feature, available with the ds17x85/87, simplifies the software required to access the extended user ram. this feature can be enabled or disabled with a single bit, located in extended control register 4ah, bit 5. this feature simplifies the software required to access consecutive ram address locations.
protocol for pc applicationsthe processor i/o ports used to access cmos ram are 70h and 71h. port 70h is the cmos ram address register and port 71h is the cmos ram data register. the flow chart shown in figure 2 illustrates the software protocol for pc applications.
figure 2. pc software protocol flow chart.
summarythe extended user ram software access method provides the user with the greatest flexibility when determining which ram density is needed, without any hardware modifications, for the ds1685/87 and ds17x85/87 (2kbits, 4kbits, and 8kbits) devices.
锂电池的出现打破了以往的碳基供能方式 助力人类向清洁世界迈出重要一步
一文看懂中国存储“芯”希望—兆易创新
AD627原理图
3D打印技术在医疗行业的应用
AMBE-1000语音压缩芯片的工作原理及硬件接口
DS1685/87和DS17X85/87访问扩展用户内存-A
中小学校园综合安防系统的组成架构及特点分析
晶晨半导体8K智能机顶盒SoC芯片S928X特性解读
2G和3G网络即将被淘汰,移动产业一个时代的结束
设计超低功耗的嵌入式应用(二):五种电源模式详解
以AI赋能业务安全丨芯盾时代入选北京市人工智能行业赋能典型案例(2023)
科锐公司推出170lm/W原型LED灯泡
分析仓储业的利润构成,中小物流企业可以突破的领域和切入点!
蓝牙适配器常见问题及解决
4G时代手机功能将发生巨大变化
三星可折叠手机今年开售,还有人会买苹果手机吗?
S7-200Smart PLC的指令入门应用
通过SCR并联稳压器电路保护LED驱动器的的方法
采用AMD GPU的新一代Exynos芯片组已经引起了人们的好奇
口碑最好的国产蓝牙耳机、平价好用的国产蓝牙耳机