热插拔控制器改善电力供应测序-Hot-Swap Contro

abstract: hot-swap controller ics implement desired sequence for power-supply voltages.
for many systems, the power-supply voltages must be applied in a definite sequence to prevent circuit damage. that task was implemented with discrete circuitry in the past, but modern hot-swap-controller ics offer an alternative that simplifies the design and increases the performance of power-supply sequencers. the circuit of figure 1 provides power-up sequencing for a variety of hot-swap applications, and can be expanded to control many other supply-voltage combinations. this configuration shows three hot-swap controllers (u1-u3) used to control two positive voltages in the range +9v to +72v (v1+, v2+), and one negative voltage in the range -9v to -100v (v3-).
figure 1. three hot-swap controllers govern the sequence in which supply voltages appear at the three right-hand terminals. hot-swap controller u1 controls the first supply voltage in the sequence to be brought up. power-up on v1+ will not commence until v1+ is above its preset undervoltage-lockout level (uvlo), and the system temperature is under 125°c. when those conditions are met, u1 initiates the sequence. it slowly enhances the mosfet q1 to limit inrush current to the load, thereby reducing load transients. when the difference between v1+ and drain (pin 2) is less than u1's internal threshold, it asserts pgood (pin 5) through a pull-up resistor. pgood is used as the power supply to turn on the next controller (u2) in the sequence. this process repeats for each supply voltage in turn, until all supplies are turned on. if a controller encounters a fault condition such as an input voltage below uvlo, either during the power-up sequence or after full power-up, the hot swap controllers from that point on will turn off. the start-up sequence re-initiates only when the fault is removed. uvlo levels for the positive supplies are set via the controllers' on/off inputs: u3 and an n-channel mosfet control the negative supply voltage. because its on/off input is referenced to a negative voltage, the /pgood\ output from u2 makes a transition from positive to negative sequencing. the level-shifting transistor (q3) that asserts on/off also enables the setting of uvlo for this negative controller: figure 2 shows the power-up sequence for v1+, v2+ and v3- as the circuit board is inserted into a hot socket. power on represents insertion of the circuit, with the supply voltages v1+, v2+, and v3- up and waiting in the socket.
figure 2. for a circuit board plugged into a hot socket at the moment indicated by power on, these waveforms illustrate the sequence in which supply voltages are admitted to the board. this former design note was published in the october 20, 2003 issue of ee times magazine.

R&S率先提供VAMOS测试平台
专家浅析笔记本光驱读盘故障原因
同样做元器件电商的友商,为什么贸泽电子可以取得如此亮眼的业绩?
DNC的基本组成_DNC的功能特点
工信部发布2012年核高基申报课题
热插拔控制器改善电力供应测序-Hot-Swap Contro
三大运营商推行的5G消息到底能不能打破互联网公司对社交功能的围困和垄断?
苹果13内存1tb是多少
为您的ICM选择合适的磁性元件
伦敦大学国王学院合成大脑3D影像的创建
IIR数字滤波器设计-在FPGA上实现任意阶IIR数字滤波器
宏微科技荣获汇川技术“20年战略合作奖”
专业的USB通讯
全球锂盐供需变局与中国企业出路
伺服压力机压缩空气的污染及防止方法的介绍
CH334、CH335USB2.0Hub芯片简单说明
关于运放的轨到轨输入
总投资20.21亿元!京东方拟建设越南整机二期项目
VoLTE技术 让我们的声音不那么杂乱不堪
苹果8充电爆裂!步三星note7后尘?iPhone8紧急跳水价,五千不到即可买到